digraph graph_picture {
node[fontname=<Courier> ,penwidth=<1.8> ,shape=<plaintext> ]
vertex_5838_5839[label=<<TABLE BORDER="1" CELLSPACING="0" >
<TR><TD BORDER="0" PORT = "port_5838_in" color="white" bgcolor="white" ></TD><TD BORDER="0" color="white" bgcolor="white" >5838</TD><TD BORDER="0" PORT = "port_5838_out" color="white" bgcolor="white" ></TD></TR>
<TR><TD BORDER="0" PORT = "port_5839_out" color="white" bgcolor="white" ></TD><TD BORDER="0" color="white" bgcolor="white" >5839</TD><TD BORDER="0" PORT = "port_5839_in" color="white" bgcolor="white" ></TD></TR>
</TABLE>> ,color=<black> ]
vertex_6720_6721[label=<<TABLE BORDER="1" CELLSPACING="0" >
<TR><TD BORDER="0" PORT = "port_6721_in" color="white" bgcolor="white" ></TD><TD BORDER="0" color="white" bgcolor="white" >6721</TD><TD BORDER="0" PORT = "port_6721_out" color="white" bgcolor="white" ></TD></TR>
<TR><TD BORDER="0" PORT = "port_6720_out" color="white" bgcolor="white" ></TD><TD BORDER="0" color="white" bgcolor="white" >6720</TD><TD BORDER="0" PORT = "port_6720_in" color="white" bgcolor="white" ></TD></TR>
</TABLE>> ,color=<black> ]
vertex_7286_7287[label=<<TABLE BORDER="1" CELLSPACING="0" >
<TR><TD BORDER="0" PORT = "port_7287_in" color="white" bgcolor="white" ></TD><TD BORDER="0" color="white" bgcolor="white" >7287</TD><TD BORDER="0" PORT = "port_7287_out" color="white" bgcolor="white" ></TD></TR>
<TR><TD BORDER="0" PORT = "port_7286_out" color="white" bgcolor="white" ></TD><TD BORDER="0" color="white" bgcolor="white" >7286</TD><TD BORDER="0" PORT = "port_7286_in" color="white" bgcolor="white" ></TD></TR>
</TABLE>> ,color=<black> ]
vertex_8202_8203[label=<<TABLE BORDER="1" CELLSPACING="0" >
<TR><TD BORDER="0" PORT = "port_8202_in" color="yellow" bgcolor="yellow" ></TD><TD BORDER="0" color="yellow" bgcolor="yellow" >8202</TD><TD BORDER="0" PORT = "port_8202_out" color="yellow" bgcolor="yellow" ></TD></TR>
<TR><TD BORDER="0" PORT = "port_8203_out" color="white" bgcolor="white" ></TD><TD BORDER="0" color="white" bgcolor="white" >8203</TD><TD BORDER="0" PORT = "port_8203_in" color="white" bgcolor="white" ></TD></TR>
</TABLE>> ,color=<black> ]
vertex_9460_9461[label=<<TABLE BORDER="1" CELLSPACING="0" >
<TR><TD BORDER="0" PORT = "port_9461_in" color="yellow" bgcolor="yellow" ></TD><TD BORDER="0" color="yellow" bgcolor="yellow" >9461</TD><TD BORDER="0" PORT = "port_9461_out" color="yellow" bgcolor="yellow" ></TD></TR>
<TR><TD BORDER="0" PORT = "port_9460_out" color="white" bgcolor="white" ></TD><TD BORDER="0" color="white" bgcolor="white" >9460</TD><TD BORDER="0" PORT = "port_9460_in" color="white" bgcolor="white" ></TD></TR>
</TABLE>> ,color=<black> ]
vertex_10540_10541[label=<<TABLE BORDER="1" CELLSPACING="0" >
<TR><TD BORDER="0" PORT = "port_10541_in" color="white" bgcolor="white" ></TD><TD BORDER="0" color="white" bgcolor="white" >10541</TD><TD BORDER="0" PORT = "port_10541_out" color="white" bgcolor="white" ></TD></TR>
<TR><TD BORDER="0" PORT = "port_10540_out" color="white" bgcolor="white" ></TD><TD BORDER="0" color="white" bgcolor="white" >10540</TD><TD BORDER="0" PORT = "port_10540_in" color="white" bgcolor="white" ></TD></TR>
</TABLE>> ,color=<black> ]
vertex_10644_10645[label=<<TABLE BORDER="1" CELLSPACING="0" >
<TR><TD BORDER="0" PORT = "port_10644_in" color="white" bgcolor="white" ></TD><TD BORDER="0" color="white" bgcolor="white" >10644</TD><TD BORDER="0" PORT = "port_10644_out" color="white" bgcolor="white" ></TD></TR>
<TR><TD BORDER="0" PORT = "port_10645_out" color="white" bgcolor="white" ></TD><TD BORDER="0" color="white" bgcolor="white" >10645</TD><TD BORDER="0" PORT = "port_10645_in" color="white" bgcolor="white" ></TD></TR>
</TABLE>> ,color=<black> ]
vertex_16288_16289[label=<<TABLE BORDER="1" CELLSPACING="0" >
<TR><TD BORDER="0" PORT = "port_16289_in" color="white" bgcolor="white" ></TD><TD BORDER="0" color="white" bgcolor="white" >16289</TD><TD BORDER="0" PORT = "port_16289_out" color="white" bgcolor="white" ></TD></TR>
<TR><TD BORDER="0" PORT = "port_16288_out" color="white" bgcolor="white" ></TD><TD BORDER="0" color="white" bgcolor="white" >16288</TD><TD BORDER="0" PORT = "port_16288_in" color="white" bgcolor="white" ></TD></TR>
</TABLE>> ,color=<black> ]
vertex_10540_10541:port_10541_out->vertex_5838_5839:port_5838_in[label="Id 211 (1)\nPositions:\nLen(cov): 1(2)" ,color=<black> ]
vertex_10540_10541:port_10541_out->vertex_16288_16289:port_16289_in[label="Id 2794 (1)\nPositions:\nLen(cov): 1(2)" ,color=<black> ]
vertex_10644_10645:port_10644_out->vertex_16288_16289:port_16289_in[label="Id 5339 (1)\nPositions:\nLen(cov): 1(22)" ,color=<black> ]
vertex_16288_16289:port_16289_out->vertex_7286_7287:port_7287_in[label="Id 5340 (4)\nPositions:\nLen(cov): 4(17.5)" ,color=<black> ]
vertex_6720_6721:port_6721_out->vertex_10540_10541:port_10541_in[label="Id 18198 (55)\nPositions:\nLen(cov): 55(30.3818)" ,color=<black> ]
vertex_10644_10645:port_10644_out->vertex_5838_5839:port_5838_in[label="Id 19242 (1)\nPositions:\nLen(cov): 1(1232)" ,color=<black> ]
vertex_5838_5839:port_5838_out->vertex_9460_9461:port_9461_in[label="Id 19248 (9442)\nPositions:\nLen(cov): 9442(262.294)" ,color=<black> ]
vertex_8202_8203:port_8202_out->vertex_6720_6721:port_6721_in[label="Id 19484 (4718)\nPositions:\nLen(cov): 4718(411.224)" ,color=<black> ]
vertex_6720_6721:port_6721_out->vertex_10644_10645:port_10644_in[label="Id 19486 (55)\nPositions:\nLen(cov): 55(1059)" ,color=<black> ]
}
