fifo_generator_v9_3_vinfo

    CHANGE LOG for LogiCORE FIFO Generator V9.3 Rev 1

                        Release Date: December 18, 2012
    --------------------------------------------------------------------------------

    Table of Contents

    1. INTRODUCTION
    2. DEVICE SUPPORT
    3. NEW FEATURE HISTORY
    4. RESOLVED ISSUES
    5. KNOWN ISSUES & LIMITATIONS
    6. TECHNICAL SUPPORT & FEEDBACK
    7. CORE RELEASE HISTORY
    8. LEGAL DISCLAIMER

    --------------------------------------------------------------------------------

    1. INTRODUCTION

    For installation instructions for this release, please go to:

       www.xilinx.com/ipcenter/coregen/ip_update_install_instructions.htm

    For system requirements:

       www.xilinx.com/ipcenter/coregen/ip_update_system_requirements.htm

    This file contains release notes for the Xilinx LogiCORE IP FIFO Generator v9.3 Rev 1
    solution. For the latest core updates, see the product page at:

       www.xilinx.com/products/ipcenter/FIFO_Generator.htm

    ................................................................................

    2. DEVICE SUPPORT

      2.1 ISE

        The following device families are supported by the core for this release.

        All 7 Series devices
        Zynq-7000 devices
        All Virtex-6 devices
        All Spartan-6 devices
        All Virtex-5 devices
        All Spartan-3 devices
        All Virtex-4 devices

      2.2 Vivado

        All 7 Series devices
        Zynq-7000 devices

    ................................................................................

    3. NEW FEATURE HISTORY

      3.1 ISE

        - ISE 14.4 software support

      3.2 Vivado

        - 2012.4 software support
        - IP level constraint for Built-in FIFO reset synchronizer

    ................................................................................

    4. RESOLVED ISSUES

      4.1 ISE

        - N/A

      4.2 Vivado

        - N/A

    ................................................................................

    5. KNOWN ISSUES & LIMITATIONS

      5.1 ISE

        The following are known issues for v9.3 Rev 1 of this core at time of release:

        1. Importing an XCO file alters the XCO configurations

           Description: In the FIFO Generator GUI, after importing an XCO file (Independent clock, distributed memory configuration)
           into a Virtex-4 CORE Generator project, if the FIFO type is changed to "Independent Clocks, Built-in FIFO" in page 1,
           page 2 does not correctly offer the Read Clock Frequency and Write Clock Frequency options as it should.

           CR 467240
           AR 31379

        2. Status flags after the first write to Common Clock Built-in FIFO not guaranteed

           Description: When using Common Clock Built-in FIFO configuration with asynchronous reset for Virtex-6 FPGA,
           correct behavior of the FIFO status flags cannot be guaranteed after the first write.

           Workaround: To work around this issue, synchronize the negative edge of reset to RDCLK/WRCLK.
           For more information and additional workaround see Answer Record 41099.

      5.2 Vivado

        The following are known issues for v9.3 Rev 1 of this core at time of release:

        1. Description: When Trying to upgrade to latest version of FIFO Generator from older verions, following error message is seen
           ERROR: [Common 17-69] Command failed: invalid command name "puts" and Auto Upgradation does not work.

           CR 665836

    The most recent information, including known issues, workarounds, and
    resolutions for this version is provided in the IP Release Notes User Guide
    located at

       www.xilinx.com/support/documentation/user_guides/xtp025.pdf

    ................................................................................

    6. TECHNICAL SUPPORT & FEEDBACK

    To obtain technical support, create a WebCase at www.xilinx.com/support.
    Questions are routed to a team with expertise using this product.

    Xilinx provides technical support for use of this product when used
    according to the guidelines described in the core documentation, and
    cannot guarantee timing, functionality, or support of this product for
    designs that do not follow specified guidelines.

    ................................................................................

    7. CORE RELEASE HISTORY

    Date        By            Version      Description
    ================================================================================
    12/18/2012  Xilinx, Inc.  9.3 Rev 1    ISE 14.4 and Vivado 2012.4 support; IP level constraint for Built-in FIFO reset synchronizer
    10/16/2012  Xilinx, Inc.  9.3          ISE 14.3 and Vivado 2012.3 support; Clock Enable support for AXI4 Stream FIFO
    07/25/2012  Xilinx, Inc.  9.2          ISE 14.2 and Vivado 2012.2 support; Accurate data count support for AXI4 Stream Packet FIFO
    04/24/2012  Xilinx, Inc.  9.1          ISE 14.1 and Vivado 2012.1 support; Defense Grade 7 Series and Zynq devices, and Automotive Zynq device support
                                           AXI FIFO data width support up to 4096; Programmable Full/Empty as sideband signals for AXI FIFO
    01/18/2012  Xilinx, Inc.  8.4          ISE 13.4 support and Packet FIFO feature addition; Artix-7 Lower Power and Automotive Artix-7 device support
    10/19/2011  Xilinx, Inc.  8.3          ISE 13.3 support and QVirtex-6L device support
    06/22/2011  Xilinx, Inc.  8.2          ISE 13.2 support and Kintex-7L, Virtex-7L, Artix-7 and Zynq-7000 device support
    03/01/2011  Xilinx, Inc.  8.1          ISE 13.1 support and Virtex-7 and Kintex-7 device support; Wiring Logic and Register Slice Support
    10/29/2010  Xilinx, Inc.  7.3          ISE 13.0.2 support
    09/21/2010  Xilinx, Inc.  7.2          ISE 12.3 support; AXI4 Support
    07/30/2010  Xilinx, Inc.  7.1          ISE 13.0.1 support
    06/18/2010  Xilinx, Inc.  6.2          ISE 12.2 support
    04/19/2010  Xilinx, Inc.  6.1          ISE 12.1 support
    12/02/2009  Xilinx, Inc.  5.3 rev 1    ISE 11.4 support; Spartan-6 Low Power and Automotive Spartan-6 Device support
    09/16/2009  Xilinx, Inc.  5.3          Update to add 11.3; Virtex-6 Low Power and Virtex-6 HXT Device support
    06/24/2009  Xilinx, Inc.  5.2          Update to add 11.2 and Virtex-6 CXT device support
    04/24/2009  Xilinx, Inc.  5.1          Update to add 11.1 and Virtex-6 and Spartan-6 device support
    09/19/2008  Xilinx, Inc.  4.4          Update to add 10.1 SP3 and Virtex-5 TXT device support and miscellaneous bug fixes
    03/24/2008  Xilinx, Inc.  4.3          Update to add 10.1 support and miscellaneous bug fixes
    10/03/2007  Xilinx, Inc.  4.2          Support for FWFT for Block RAM and Distributed RAM Common Clock FIFOs
    08/08/2007  Xilinx, Inc.  4.1          Update to add 9.2i support; Revised to v4.1; ECC support for block RAM FIFO
    04/02/2007  Xilinx, Inc.  3.3          Update to add 9.1i support; Revised to v3.3; Spartan-3A and Spartan-3A DSP support; ECC support
    09/21/2006  Xilinx, Inc.  3.2          Revised to v3.2; Spartan-3 and Virtex-4 automotive device support
    07/13/2006  Xilinx, Inc.  3.1          Update to add 8.2i support; Revised to v3.1; Virtex-5 support
    01/11/2006  Xilinx, Inc.  2.3          Update to add 8.1i support; Revised to v2.3
    08/31/2005  Xilinx, Inc.  2.2          Update to add 7.1i SP4 support; Revised to v2.2
    04/28/2005  Xilinx, Inc.  2.1          Update to add 7.1i SP1 support; Revised to v2.1
    11/04/2004  Xilinx, Inc.  2.0          Update to add 6.3i support; Revised to v2.0
    05/21/2004  Xilinx, Inc.  1.1          Revised to v1.1; Virtex-4 support
    04/23/2004  Xilinx, Inc.  1.0          Update to add 6.2i support; First release
    ================================================================================

    ................................................................................

    8. LEGAL DISCLAIMER

    (c) Copyright 2002 - 2012 Xilinx, Inc. All rights reserved.

      This file contains confidential and proprietary information
      of Xilinx, Inc. and is protected under U.S. and
      international copyright and other intellectual property
      laws.

      DISCLAIMER
      This disclaimer is not a license and does not grant any
      rights to the materials distributed herewith. Except as
      otherwise provided in a valid license issued to you by
      Xilinx, and to the maximum extent permitted by applicable
      law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
      WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
      AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
      BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
      INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
      (2) Xilinx shall not be liable (whether in contract or tort,
      including negligence, or under any other theory of
      liability) for any loss or damage of any kind or nature
      related to, arising under or in connection with these
      materials, including for any direct, or any indirect,
      special, incidental, or consequential loss or damage
      (including loss of data, profits, goodwill, or any type of
      loss or damage suffered as a result of any action brought
      by a third party) even if such damage or loss was
      reasonably foreseeable or Xilinx had been advised of the
      possibility of the same.

      CRITICAL APPLICATIONS
      Xilinx products are not designed or intended to be fail-
      safe, or for use in any application requiring fail-safe
      performance, such as life-support or safety devices or
      systems, Class III medical devices, nuclear facilities,
      applications related to the deployment of airbags, or any
      other applications that could lead to death, personal
      injury, or severe property or environmental damage
      (individually and collectively, "Critical
      Applications"). Customer assumes the sole risk and
      liability of any use of Xilinx products in Critical
      Applications, subject only to applicable laws and
      regulations governing limitations on product liability.

      THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
      PART OF THIS FILE AT ALL TIMES.